2. Nerstorkerschaltungen

Klassificierung noch Ein- und Ausgengsgroßen Benhankung auf einen Ausgang und (fast immer) einen Erigang -> U,), 4 Arten gestenerter anellen

eine wicksige Grundshaltung: Current Conveyor

2.1. Current Grueyor


2.1.1. CCI

X ... Shomeingang, Spranningsalogung

Y ... Inanningsengang, Shomangang

Z ... Shomaissgang

Realisiering:



gleiche Transistoren

CCI+

D >> 1: Da = Da , Dy = Dx ~> UEB1 = UEB2 , Ux = Uy


 $D_z = D_z = D_x$ unabhangig von U_z

Nochteil / Problem: kein hocholinger Spannungslingung worhanden -> CCII

	Ausgangsgröße				
	Spannung	Strom			
Eingangsgröße Spannung	Ue Ua=v Ue Operationsverstärker Instrumentations−V.	Ue $Ia=G$ Ia			
Eing	Ie $Ua=R Ie$ Transimpedanz-V. TIA	Ie $Ia=m Ie$ Stromspiegel			

10-100: G -> Y D6 = 0 5 -> X 5 2 C-= 0 C Us = Ug - Ugs Feller

Verringerung des Fehler 2. B. durch OPV



2.1.3. Realisierung durch DCs

Damond - Transistor nomaler Transitor $B = \begin{cases} C & D_B = 0 \\ D_C & U_{DE} = 0 \end{cases}$ $U_C & \text{believing}$ $U_C = D_C = D_C$ niche vonlinges Blass Dorstellung eines idealen Transistors als CCII a) OPA 660 Aufben Y CCII +1 Diamond Proffer Tobe Struktur, Tunktion enklanen Anwendung: 2. P. Breitbandverstarker (loke Bandbreike) Toke Amending Percenting OTA new dawn nicking were mit Y gerteners wind and an X Wieberstand light, dam: Dz = Ux/R &) MAX 435 - Folie enshalt 2 CCII $V_{in+} \subseteq Y$ $Z_{+} \subseteq X$ $10UT_{+} \subseteq Z$ Anwending folgs and hier hole Bardbriefe, siche Ossillognemm








FIGURE 6. Diamond Structure.




OPA660 DIRECT-FEEDBACK FREQUENCY RESPONSE









INPUT SOOnV 200 V

OUT PUT 200 N/div

F 500 N/

TIME (ns) 5ns/div R_t = 400ດ R_L = 25ດ

a.

Ь.

$$U_E \circ V_X \subset CII + 2$$

$$Q_A = U_E$$

$$Q_A = U_E$$

$$U_{E} \circ \frac{Rx}{x} = \frac{U_{E}}{Rx} = \frac{1}{2}$$

$$U_{A} \circ \frac{Rx}{x} = \frac{U_{E}}{Rx} = \frac{1}{2}$$

$$U_{B} \circ \frac{Rx}{x} = \frac{U_{E}}{Rx} = \frac{1}{2}$$

$$U_{B} \circ \frac{Rx}{x} = \frac{U_{B}}{Rx} = \frac{1}{2}$$

$$U_{01} = -D_2 R_2 = U_{\mathbb{R}^2} \frac{R_2}{R_X}$$


Na = R2 -> Puffer enforderlich

$$R \prod_{u_{E}} \frac{\partial_{x}}{\partial x} \times \frac{\partial_{x}}{\partial x} = \frac{\partial_{x}}{\partial x} = \frac{\partial_{x}}{\partial x} \times \frac{\partial_{x}}{\partial x} =$$

c) Spongestenesk Spanningsquellen / TIP

$$\frac{\partial \xi}{\partial x} = \frac{\partial \xi}{\partial x} =$$

d) Strongestenesse Snonguellen




$$U_{RA} = -D_{\overline{E}} \cdot R_A$$
 ; $D_A = -\frac{U_{RA}}{R_2} = D_{\overline{E}} \cdot \frac{R_A}{R_2}$ $U_{E} = 0$

$$R_1 = \frac{1}{R_1} \sum_{x=0}^{N_2} \frac{2^A}{R_2} \qquad U_y = U_x = D_E \cdot R_1$$

$$Q_A = -\frac{U_x}{R_2} = -D_E \frac{R_1}{R_2}$$

e) Insprumentationsverstanker


Derstarkung einer Differenzspannung



 $\partial_{z_1} = \partial_{x_1}$, $U_{z_1} = \partial_{x_1} \cdot R_2 = U_d \frac{R_c}{R_a} = U_d$

Folie FRAA

A) Gynasor



 $\frac{U_{21} = -U_{e}G_{1}Z_{a}}{2} = -U_{e}G_{1}Z_{a}$ $\frac{Z}{Z_{e}} = \frac{U_{e}}{Q_{e}} = \frac{1}{G_{1}G_{2}Z_{a}}$ $\frac{Z}{Z_{e}} = \frac{U_{e}}{Q_{e}} = \frac{1}{G_{1}G_{2}Z_{a}}$

An A angeshlorsene Kapasitat wirkt am Engang als Spule

g) Telpap 2. Ordnung in smornterhnik

$$U_{x} = U_{y} = 0 \rightarrow R_{z} \parallel \frac{\Lambda}{sC_{z}}$$

$$U_{cz} = s C_{z} R_{z} \cdot 2\alpha$$

$$D_{x} = \underline{D}_{e} + \underline{D}_{c2} = +\underline{D}_{z} = +\underline{D}_{e} + s C_{z} R_{z} \underline{D}_{a}$$

$$-\underline{D}_{z} = \underline{D}_{a} + \underline{D}_{cz} + s C_{z} (\underline{D}_{a} R_{z} + (\underline{D}_{a} + \underline{D}_{cz}) R_{z})$$

$$\frac{\partial e}{\partial s} + sC_{2}R_{2} \Delta_{a} = \frac{\partial a}{\partial s} + sC_{2}R_{2} \Delta_{a} + sC_{4} (\frac{\partial a}{\partial s}R_{2} + (\frac{\partial a}{\partial s} + sC_{2}R_{2} \Delta_{a})R_{4})$$

$$\frac{\partial e}{\partial s} = \frac{\partial a}{\partial s} (A + sC_{5} (R_{4} + R_{2}) + s^{2}C_{4} C_{2}R_{4}R_{2})$$

$$\frac{\partial e}{\partial s} + sC_{2}R_{2} \Delta_{a} = \frac{\partial a}{\partial s} + sC_{4}R_{2} \Delta_{a} + sC_{4}(\frac{\partial a}{\partial s}R_{2} + (\frac{\partial a}{\partial s}R_{2} + (\frac$$




Figure 1: Current conveyor design including programming switches




Figure 2: Array architecture of FPAA




Figure 3: Die photo of FPAA Prototype



60 MHz, 2000 V/µs Monolithic Op Amp

AD844

FEATURES

Wide Bandwidth: 60 MHz at Gain of –1 Wide Bandwidth: 33 MHz at Gain of –10 Very High Output Slew Rate: Up to 2000 V/ μ s 20 MHz Full Power Bandwidth, 20 V p-p, R_L = 500 Ω

Fast Settling: 100 ns to 0.1% (10 V Step)
Differential Gain Error: 0.03% at 4.4 MHz
Differential Phase Error: 0.158 at 4.4 MHz
Low Offset Voltage: 150 mV Max (B Grade)

Low Quiescent Current: 6.5 mA


Available in Tape and Reel in Accordance with


EIA-481A Standard

APPLICATIONS
Flash ADC Input Amplifiers
High Speed Current DAC Interfaces
Video Buffers and Cable Drivers
Pulse Amplifiers

CONNECTION DIAGRAMS

8-Lead PDIP (N) and CERDIP (Q) Packages 16-Lead SOIC (R) Package





GENERAL DESCRIPTION

The AD844 is a high speed monolithic operational amplifier fabricated using Analog Devices' junction isolated complementary bipolar (CB) process. It combines high bandwidth and very fast large signal response with excellent dc performance. Although optimized for use in current-to-voltage applications and as an inverting mode amplifier, it is also suitable for use in many noninverting applications.

The AD844 can be used in place of traditional op amps, but its current feedback architecture results in much better ac performance, high linearity, and an exceptionally clean pulse response.

This type of op amp provides a closed-loop bandwidth that is determined primarily by the feedback resistor and is almost independent of the closed-loop gain. The AD844 is free from the slew rate limitations inherent in traditional op amps and other current-feedback op amps. Peak output rate of change can be over 2000 V/µs for a full 20 V output step. Settling time is typically 100 ns to 0.1%, and essentially independent of gain. The AD844 can drive 50 Ω loads to ± 2.5 V with low distortion and is short circuit protected to 80 mA.

The AD844 is available in four performance grades and three package options. In the 16-lead SOIC (R) package, the AD844J is specified for the commercial temperature range of 0°C to 70°C. The AD844A and AD844B are specified for the industrial temperature range of -40°C to +85°C and are available in the

CERDIP (Q) package. The AD844A is also available in an 8-lead PDIP (N). The AD844S is specified over the military temperature range of -55°C to +125°C. It is available in the 8-lead CERDIP (Q) package. A and S grade chips and devices processed to MIL-STD-883B, REV. C are also available.

PRODUCT HIGHLIGHTS

- The AD844 is a versatile, low cost component providing an excellent combination of ac and dc performance.
- It is essentially free from slew rate limitations. Rise and fall times are essentially independent of output level.
- 3. The AD844 can be operated from ± 4.5 V to ± 18 V power supplies and is capable of driving loads down to 50 Ω , as well as driving very large capacitive loads using an external network.
- 4. The offset voltage and input bias currents of the AD844 are laser trimmed to minimize dc errors; V_{OS} drift is typically 1 $\mu V/^{\circ}C$ and bias current drift is typically 9 nA/ $^{\circ}C$.
- The AD844 exhibits excellent differential gain and differential phase characteristics, making it suitable for a variety of video applications with bandwidths up to 60 MHz.
- The AD844 combines low distortion, low noise, and low drift with wide bandwidth, making it outstanding as an input amplifier for flash A/D converters.

REV. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

Table I.

Gain	R1	R2	BW (MHz)	GBW (MHz)
-1	1 kΩ	1 kΩ	35	35
-1	500 Ω	500 Ω	60	60
-2	2 kΩ	1 kΩ	15	30
-2 -5 -5	1 kΩ	500 Ω	30	60
-5	5 kΩ	1 kΩ	5.2	26
-5	500 Ω	100 Ω	49	245
-10	1 kΩ	100 Ω	23	230
-10	500 Ω	50 Ω	33	330
-20	1 kΩ	50 Ω	21	420
-100	5 kΩ	50 Ω	3.2	320
+100	5 kΩ	50 Ω	9	900

Response as an I-V Converter

The AD844 works well as the active element in an operational current-to-voltage converter, used in conjunction with an external scaling resistor, R1, in Figure 3. This analysis includes the stray capacitance, Cs, of the current source, which might be a high speed DAC. Using a conventional op amp, this capacitance forms a "nuisance pole" with R1 that destabilizes the closedloop response of the system. Most op amps are internally compensated for the fastest response at unity gain, so the pole due to R1 and Cs reduces the already narrow phase margin of the system. For example, if R1 were 2.5 kΩ, a Cs of 15 pF would place this pole at a frequency of about 4 MHz, well within the response range of even a medium speed operational amplifier. In a current feedback amp, this nuisance pole is no longer determined by R1 but by the input resistance, RIN. Since this is about 50 Ω for the AD844, the same 15 pF forms a pole at 212 MHz and causes little trouble. It can be shown that the response of this system is:

$$V_{OUT} = -I_{sig} \frac{K R1}{(1 + s_{T,i})(1 + s_{T,i})}$$

where K is a factor very close to unity and represents the finite dc gain of the amplifier, Td is the dominant pole, and Tn is the nuisance pole:

$$K = \frac{R_t}{R_t + R1}$$

Td = KR1C.

$$Tn = R_{IN}C_S$$
 (assuming $R_{IN} \ll R1$)

Using typical values of $R1 = 1 \text{ k}\Omega$ and $R_t = 3 \text{ M}\Omega$, K is 0.9997; in other words, the "gain error" is only 0.03%. This is much less than the scaling error of virtually all DACs and can be absorbed, if necessary, by the trim needed in a precise system.

In the AD844, R_t is fairly stable with temperature and supply voltages, and consequently the effect of finite "gain" is negligible unless high value feedback resistors are used. Since that would result in slower response times than are possible, the relatively low value of R_t in the AD844 will rarely be a significant source of error.




Figure 3. Current-to-Voltage Converter

Circuit Description of the AD844

A simplified schematic is shown in Figure 4. The AD844 differs from a conventional op amp in that the signal inputs have radically different impedance. The noninverting input (Pin 3) presents the usual high impedance. The voltage on this input is transferred to the inverting input (Pin 2) with a low offset voltage, ensured by the close matching of like polarity transistors operating under essentially identical bias conditions. Laser trimming nulls the residual offset voltage, down to a few tens of microvolts. The inverting input is the common emitter node of a complementary pair of grounded base stages and behaves as a current summing node. In an ideal current feedback op amp, the input resistance would be zero. In the AD844, it is about 50 Ω .

A current applied to the inverting input is transferred to a complementary pair of unity-gain current mirrors that deliver the same current to an internal node (Pin 5) at which the full output voltage is generated. The unity-gain complementary voltage follower then buffers this voltage and provides the load driving power. This buffer is designed to drive low impedance loads, such as terminated cables, and can deliver $\pm 50~\text{mA}$ into a $50~\Omega$ load while maintaining low distortion, even when operating at supply voltages of only $\pm 6~\text{V}$. Current limiting (not shown) ensures safe operation under short circuited conditions.




Figure 4. Simplified Schematic




FIGURE 3. Circuit with Constant Current Sources.




FIGURE 4. Insertion of PNP Current Mirror.

Figure 4 shows a variation comparable to Figure 3, in which the V_{00} is avoided using a current mirror instead of a zener diode. Figure 5 shows how a differential amplifier can be used to compensate the V_{10} in place of the previously inserted complementary emitter follower. This method has




FIGURE 5. Differential Amplifier for Compensation of V_{10} .




FIGURE 6. Diamond Structure.

the disadvantage that the emitter resistor (500Ω) is connected on both sides to "hot" adaptors. The previously discussed methods using zener diodes or resistors instead of current sources are also possible here. Figure 6 illustrates the most developed and elegant method with a complementary